I/arious satisfability problems in combinational logic blocks as, for example, test patrem generation, verification, and netlist optimization, can be solved eficiently by exploiting the fundamental concepts of propagation and justif cation. Therefore, fault e$ect propagation gains further importance. For the f r s t time, we provide the theoretical background for a single path oriented fault efect propagation considering both single and multiplepath sensitization. We call this approach SPOl? Furthennore, we formulate necessary and suflcient sensitization conditions for SPOT! From these conditions the best suited algebra for propagation can be derived. Experimental results for stuck-at test pattern generation demonstrate that the new approach is orthogonal to D-frontier based methods. We achieve substantial improvements with respect to test pattern generation time and quality.
Introduction
In recent years, a lot of improvement has been achieved in design automation for highly integrated circuits. Approaches for logic synthesis [l, 2, 31 and verification [4, 51 achieved a considerable progress. In these approaches modifications of the circuit structure are performed. To verify that these modifications do not change the circuit functionality, it has to be proven that there is no assignment to the inputs of the circuit such that an effect of the modifications is propagated to an output. To perform this proof, test pattern generators for stuck-at faults are used [4, 5] . Many different methods for justification of internal logic values have been developed [6,7,8,9, 10, 11, 121. However, less attention has been paid to propagation [6, 71. Most approaches drive a D-frontier or split the circuit into a faulty and a fault-free part. These methods can be improved with respect to two main aspects. First, in existing approaches the propagation is not directed. The information about the progress is derived fiom an analysis of the current signal assignment. Second, if the unique sensitization can be performed without conflict, then redundancy identification is very expensive. This paper proposes an approach that overcomes these difficulties.
The approach and its advantages are described in Section 2. In Section 3 we derive the necessary and sufficient conditions for fault effect propagation. Advantages and potential drawbacks of the proposed propagation method are discussed in Section 4. Experimental results using the IS-CAS '85 benchmark circuits [ 131 are provided in Section 5 and conclusions are presented in Section 6.
Fault Effect Propagation

Previous Approaches
The D-Algorithm [6] was one of the first approaches to automatic test pattern generation for stuck-at faults. This approach uses single and multiple path propagation. Therefore, the problem of concurrent justification and propagation is reduced to the task of justification. However, this approach suffers from the enormous amount of possible paths for propagation. Goel 171 proposes to assign optional values only to primary inputs and to derive the information whether the fault effect is propagated after the implication. In this way, the search space could be reduced. In spite of some heuristics to ease the propagation, a directed propagation was not achieved. Especially, the detection of redundant faults remains a difficult task. This approach has been improved by various procedures. Fujiwara [8] proposed to add an X-Path-Check and unique sensitization to Goel's algorithm to improve especially the redundancy identification. Schulz et al. [SI further extended Fujiwara's method by introducing an improved implication and unique sensitization procedure. Further improvements were suggested, e.g., [ll, 14, 151, however, a directed propagation has not been achieved. Larrabee [lo] and Chakradar et al. [16] proposed to duplicate the part of the circuit that is in the transitive fanout of the fault location. Analogous with [ll, 14, 151, these approaches do not support a directed propagation. Muth [ 171 propsed a nine-valued model for combinational and sequential test generation. Cheng [18] introduced the split circuit model. They emphasized that single path sensitization may be incomplete using the five valued logic for multiple fault effect propagation. However, the convenient operation with its related necessary and sufficient conditions and the relevance for practical problems were not shown. [12] were the first who tried to take the propagation path into account. At best, they achieved a single path propagation. At worst, they have to duplicate the complete circuit.
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The New Approach
Two facts form the motivation to develop a new propagation approach. First, most redundant faults can be proven redundant during propagation considering only few gates near the fault location. Second, for almost all testable faults, single path oriented propagation is better than multiple path oriented propagation. Therefore, we propose an approach for propagation that 0 is based on a single path oriented method. We explicitly sensitize a single path p from the fault site z to a primary output 0. circuits. Using SPOP, it is possible to examine all paths from the fault location to the primary outputs completely before considering the paths to the flip flop inputs and before considering the next time frame. uses the best suited algebra for propagation. This algebra is derived from the necessary and sufficient conditions for SPOP. 0 is complete, i.e., given enough time a propagation path will be found if a single or multiple propagation path exists (and vice versa). Figure 1 illustrates the basic steps of the proposed procedure. We start by selecting a target fault. Beginning from the fault location a path to a primary output is selected and this path is sensitized path-segment by path-segment. A path-segment is a subpath which starts at a fanout branch (or a primary input) and ends at the next fanout stem (or primary output). For each selected path-segment the conditions for sensitizing the gates have to be determined. Before choosing the next path-segment, all possible implications are performed to detect locally induced conflicts as soon as possible. We select the next path-segment with a minimum distance to any primary output. This alternating selection of path-segments as well as the sensitizing and implication process is continued until an output is reached. Then, the unjustified values are justified. This procedure implies an orientation to a single path which is constructed step by step by selecting path-segments. It is worth mentioning that, if the implication procedure detects a locally induced conflict, the current path-segment is rejected and an alternative path-segment is chosen for inspection.
3 Basic Procedure
In the following section we derive conditions that assure that only Single Path Oriented Propagation has to be considered. 
Basic Notation
Let us assume an arbitrary circuit with the fault location at signal z and a signal y in the transitive fanout of t, as shown in Figure 2 . Signal y is driven by a two-inputgate G with the inputs a and b. The symbol o stands for any logic function. Therefore, we can formulate the gate operation for the fault-free circuit by y = a o b and for the faulty circuit by yf = af o bf (z, zf , a, af , b, bf , y, yf E (0,l)).
In Figure 2 , the subpath from 2 to y via a is drawn in bold.
The Boolean difference yz of signal y with respect to signal 5 at the fault location is yz. The general condition for fault effect propagation from z through gate G is
--
The condition for Single Path Oriented Propagation from x 
= a , . ( ( E o b f ) @ ( a o b ) ) . (3)
Analogous, the condition for SPOP from z via b to y results in
Both conditions are also valid in the case of an n-input gate. The SPOP conditions are necessary and sufficient due to the following relation
which can be easily extended to an n-input gate. However, only the simplified equations 
Necessary and Sufficient Conditions for
Fault Effect Propagation
The necessary and sufficient conditions for fault effect propagation can be directly found from equation (3) or (4).
Conditions for Gates
As described in Section 2.3, the procedure starts at the fault location 2 and ensures the Single Path Oriented Propagation of the fault effect along the selected path. Hence, the Boolean difference with respect to z at the current end of the path evaluates to 1. E.g., if the path ends at signal a the Boolean difference a, (x is the location of the fault) equals 1. Since the values of the signals at the fault location for the faulty and the fault-free circuit are known, the value of a is known, too. 
Conditions for High-Level Primitives
In the following we assume a full adder. Inputs are a and b, the carry input is c, and the outputs are n and s. Therefore, the equations for the carry n and the sum s are
Exploiting (l), s, and n, result in
The terms a, . s,(a, = 1) and a, . n,(a, = 1) can be calculated and the sensitization conditions can be derived. This step results in Table 2 . E indicates that the fault effect is not visible and F means that the fault effect must be observed at the corresponding signal. Similar tables cap be obtained for 6, = 1 and c, = 1. 
Discussion of the new approach 4.1 Advantages of the Proposed Method
The proposed approach has several advantages over the previously published methods: Multiple path propagation is implicitly included in Single Path Oriented Propagation. Hence, during propagation, all single/multiple paths are considered.
0 The success of fault propagation is assured without a simulation based verification. Therefore, propagation is separated from justification. 0 Especially for sequential circuits, the proposed propagation method is convenient. It is possible to check all propagation paths to primary outputs, i.e., all propagation possibilities within the current time frame, before the next time frame has to be examined. 0 Experimental results show that a fast identification of redundant faults without justification is achieved.
If the fault effect cannot be propagated along the selected path, for almost all faults a conflict occurs during the first implications. Hence, only very few propagation paths have to be examined and this results in a significant reduction of the search space. This 
Possible Problems
While developing the new fault propagation method we checked for potential drawbacks.
In the worst case, all single paths, starting at the fault location, have to be treated. To examine this point,
we have performed stuck-at ATPG for all faults for all circuits in column 1 of Table 4 . Columns 2 through 0 Are there many possible paths to sensitize? Number of path to sensitize for a redun-7 show the maximum number of paths sensitized to treat 50 %, 99 %,and 100 % of all faults, i.e., to prove the faults either as redundant (columns 2,4,6) or to generate a test pattern for them (columns 3,5,7). Assume that we want to treat 99 % of all faults (columns 4 and 5). Table 4 shows that we have to sensitize not more than 52 (34) paths per redundant (testable) fault. Moreover, all faults can be classified testable or redundant by sensitizing less than 60 paths. Hence, only few paths have to be sensitized.
At a fanout, we first sensitize the branch whose distance to any output is minimal. The results of Table 4 and 5 show that this greedy heuristic is highly efficient.
We have implemented the propagation algorithm in a C language program, TIP, and used it for stuck-at test pattern generation. Therefore, a good comparison to previous approaches can be made and the effectiveness of our algorithm is shown impressively. We have applied the test pattern generator to the ten wellknown combinational benchmark circuits [13] . We ran the experiments on a DECstation 5000/200. The results are summarized in Tables 5,6 , and 7.
In an initial experiment, we demonstrate the quality of our approach. Table 5 shows the results of the combinational benchmark circuits for test generation without exploiting a preceding random test generation phase. Column 1 shows the circuit name. Columns 2,3, and 4 give the number of tested faults, redundant faults, and aborted faults. The test pattern generator is combined with a fast fault simulator. Fault simulation is performed for every generated test pattern. The CPU time for test pattern generation and fault simulation is stated in column 5. The resulting number of test patterns after reverse order fault simulation is shown in column 6. For all circuits, well compacted test sets 0 How to select the propagation path at a branch? [9] ) no procedures and heuristics as, e.g., dominators or unique sensitization, are exploited explicitly. The excellent result of 15288 emphasizes that a large number of possible propagation paths (c6288 has about lo2' paths) does not result in a large CPU-time.
Results
Next, we prove that our new approach is not a further improvement of D-frontier based algorithms, but can be seen as an independent method. Therefore, we consider faults that are hard to propagate. We choose Socrates [9] , a typical representative of D-frontier propagation, as a reference. We determine two sets of faults for each of the ISCAS '85 benchmark circuits. The iirst one is the set of faults where Socrates has to perform at least one backtrack. We assume these faults as hard-to-propagate for a D-frontier based algorithm. This set is denoted as H PD. Analogously, we get the second set HPo, the hard-to-propagate faults for our approach. We introduce the following metric d.
This metric equals 100% if both approaches consider the same faults as hard-to-propagate; it is 0% if both approaches have to backtrack for disjoint faults, i.e., both approaches are orthogonal. The result of the experiment is In a further experiment, we compare the CPU-time for test generation of our approach to those of Socrates [9] , Nemesis [lo] , TRAN [16] , CONTEST [14] and the approach of Kundu et al. [22] . Table 7 show the geometric mean of the CPU-times, an approximation of the machine speed (SPECint89), the geometric mean of CPU-times weighted with the corresponding machine speed, and the speed of the test generation normalized to the approach proposed in this paper. All approaches are slower than the proposed approach, ranging from a factor of 1.6 to a factor of 23.5. Please note that [22] has aborted the generation for some redundant faults. Therefore, the approach would be slower if an aborted free result would have been achieved. Socrates is about 1.8 times slower than the proposed approach. However, since only about 5 % of the faults are treated by deterministic test generation, the speed-up for deterministic test generation without random test generation is about 2.3. CONTEST is about three times slower than our approach though it uses a specialized random test pattern generation phase. The remaining two ATPG-tools need more than one order of magnitude more CPU-time than our method. 
Conclusion
In this paper, we have derived necessary and sufficient conditions for a Single Path Oriented Propagation. These conditions show that single path propagation is sufficient for propagation, i.e., multiple path propagation is implicitly considered. From the sufficient and necessary conditions, best suited logic systems for CAD-tasks can be deduced.
Experimental results indicate the high efficiency of the approach. On the one hand, aborted-free ATPG has been presented that is about a factor of two faster than stateof-the-art ATPG tools. On the other hand, we have shown that the proposed propagation approach is orthogonal to the D-frontier propagation.
